BuildBB-0083Build of the week

Claude Code boots RISC-V Linux on an Icepi Zero FPGA overnight

Craig Hollabaugh had Claude Code boot Linux overnight on an Icepi Zero, a Lattice ECP5 FPGA board with no hard CPU. The agent installed LiteX and built a VexRiscv soft core that boots OpenSBI, Linux 5.14 and BusyBox to a root shell over USB serial. The 10-minute video logs into the running system on the board.

Open original source youtube.com · Craig Hollabaugh

Shown working
Why this evidence label?

Ten-minute video logs into Linux on the physical Icepi Zero over the serial console and runs free and top; boot time and FPGA utilization are shown.

How we check entries
Play videoClaude Code boots RISC-V Linux on an Icepi Zero FPGA overnightThe player loads from youtube-nocookie.com when you press play.
The source video, on YouTube.

Briefing

The two spent about 30 minutes on a staged PLAN.md. Claude Code first built a BIOS-only SoC and tested the 32 MB SDRAM with memtest, then fitted the Linux SoC into the LFE5U-25, using 47% of its LUTs and 82% of its block RAM. Hollabaugh says he only answered a couple of "continue" prompts overnight.

The result is a single-hart RV32IMA core with an MMU, about a 40-second boot, HDMI out at 800 by 600 and a serial console over the board's FT231X, with no networking or swap. The kernel, OpenSBI and root filesystem are prebuilt images, and the build follows the existing linux-on-litex-vexriscv project.

“I did not write a line of the build -- Claude Code did the whole thing overnight while I checked in remotely.”

Craig Hollabaugh, in the source on youtube.com

Tags

Interface

Report a problem with this entry